

Home | Login | Logout | Access Informati

Welcome United States Patent and Trademark Office

□□Search Results

BROWSE

SEARCH

IEEE XPLORE GUIDE

Results for "((constraint and symmetr* and (floorplan or layout or placement) and tree) Me-mail <in>metadata)" Your search matched 10 of 1253851 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options Modify Search View Session History ((constraint and symmetr* and (floorplan or layout or placement) and tree **New Search** Check to search only within this results set Display » Key Citation C Citation & Abstract Format: IEEE IEEE Journal or JNL Magazine Select Article Information IEE Journal or **IEE JNL** Magazine Modeling non-slicing floorplans with binary trees Balasa, F.; **IEEE** IEEE Conference Computer Aided Design, 2000. ICCAD-2000. IEEE/ACM Internati CNF Proceeding Conference on 5-9 Nov. 2000 Page(s):13 - 16 IEE CNF IEE Conference Digital Object Identifier 10.1109/ICCAD.2000.896443 Proceeding AbstractPlus | Full Text: PDF(472 KB) | IEEE CNF IEEE IEEE Standard STD 2. On the exploration of the solution space in analog placement symmetry constraints Balasa, F.; Maruvada, S.C.; Krishnamoorthy, K.; Computer-Aided Design of Integrated Circuits and Systems, IEEE Volume 23, Issue 2, Feb. 2004 Page(s):177 - 191 Digital Object Identifier 10.1109/TCAD.2003.822132 AbstractPlus | References | Full Text: PDF(1256 KB) | IEEE JNL 3. Efficient solution space exploration based on segment trees П placement with symmetry constraints
Balasa, F.; Maruvada, S.C.; Krishnamoorthy, K.; Computer Aided Design, 2002. ICCAD 2002. IEEE/ACM Internati Conference on

> 4. Placement with symmetry constraints for analog layout using 7

Digital Object Identifier 10.1109/ICCAD.2002.1167578 AbstractPlus | Full Text: PDF(579 KB) IEEE CNF

10-14 Nov. 2002 Page(s):497 - 502

Maruvada, S.C.; Krishnamoorthy, K.; Annojvala, S.; Balasa, F.; Circuits and Systems, 2003. ISCAS '03. Proceedings of the 2003 Symposium on

Volume 5, 25-28 May 2003 Page(s):V-489 - V-492 vol.5 Digital Object Identifier 10.1109/ISCAS.2003.1206326

AbstractPlus | Full Text: PDF(391 KB) IEEE CNF

<u> </u> i	symmetry constraints Balasa, F.; Maruvada, S.C.; Krishnamoorthy, K.; Design Automation Conference, 2003. Proceedings of the ASP-D and South Pacific 21-24 Jan. 2003 Page(s):777 - 782
	AbstractPlus Full Text: PDF(752 KB) IEEE CNF
	6. A constraint-based placement refinement method for CMOS layout
	Zeng, X.; Guan, J.; Zhao, W.Q.; Tang, P.S.; Zhou, D.; Circuits and Systems, 1999. ISCAS '99. Proceedings of the 1999 International Symposium on
	Volume 6, 30 May-2 June 1999 Page(s):408 - 411 vol.6 Digital Object Identifier 10.1109/ISCAS.1999.780181
	AbstractPlus Full Text: PDF(348 KB) IEEE CNF
	7. Device-level placement for analog layout: an opportunity for topological representations Balasa, F.;
	Design Automation Conference, 2001. Proceedings of the ASP-D and South Pacific
	30 Jan2 Feb. 2001 Page(s):281 - 286 Digital Object Identifier 10.1109/ASPDAC.2001.913319
	AbstractPlus Full Text: PDF(656 KB) IEEE CNF
	8. Loop-closing and planarity in topological map-building Savelli, F.; Kuipers, B.;
	Intelligent Robots and Systems, 2004. (IROS 2004). Proceedings IEEE/RSJ International Conference on
	Volume 2, 28 Sept2 Oct. 2004 Page(s):1511 - 1517 vol.2 Digital Object Identifier 10.1109/IROS.2004.1389610
	AbstractPlus Full Text: PDF(813 KB) IEEE CNF
	9. Predicting conserved hairpin motifs in unaligned RNA seque Pavesi, G.; Mauri, G.; Pesole, G.;
	Tools with Artificial Intelligence, 2003. Proceedings. 15th IEEE In Conference on
	3-5 Nov. 2003 Page(s):10 - 17 AbstractPlus Full Text: PDF(664 KB) IEEE CNF
	10. Block placement with symmetry constraints based on the O
]]	Silicing representation Yingxin Pang; Balasa, F.; Lampaert, K.; Chung-Kuan Cheng; Design Automation Conference, 2000. Proceedings 2000. 37th June 5-9, 2000 Page(s):464 - 467
	AbstractPlus Full Text: PDF(400 KB) IEEE CNF

Indexed by Inspec

Help Contac Secu © Copyright 2005 IE